( en | de | ru )

 

Disambiguation of "Cocchini, Pasquale"

Author of the publication

copydeleteadd this publication to your clipboard
Fanout optimization using bipolar LT-trees.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (3): 339-349 (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pablo Pasquale

David Pasquale

Pasquale Pirrone

Pasquale Cardamone

Pasquale Borrelli

 

Other publications of authors with the same name

Fanout optimization using bipolar LT-trees., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (3): 339-349 (2000)An Equivalence Checking Framework for Agile Hardware Design., , , , and . ASP-DAC, page 26-32. ACM, (2023)The scaling challenge: can correct-by-construction design help?, , , and . ISPD, page 51-58. ACM, (2003)Repeater scaling and its impact on CAD., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (4): 451-463 (2004)Accelerator design with decoupled hardware customizations: benefits and challenges: invited., , , , , , , , , and 1 other author(s). DAC, page 1351-1354. ACM, (2022)Towards A Correct-by-Construction FHE Model., , , , and . IACR Cryptol. ePrint Arch., (2023)RHNAS: Realizable Hardware and Neural Architecture Search., , , , , , , , and . CoRR, (2021)Concurrent flip-flop and repeater insertion for high performance integrated circuits.. ICCAD, page 268-273. ACM / IEEE Computer Society, (2002)A methodology for optimal repeater insertion in pipelined interconnects.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (12): 1613-1624 (2003)A comprehensive submicrometer MOST delay model and its application to CMOS buffers., , and . IEEE J. Solid State Circuits, 32 (8): 1254-1262 (1997)