Author of the publication

Evaluation of Dynamic-Threshold Logic for Low-Power VLSI Design in 0.13um PD-SOI.

, , and . VLSI-SOC, page 263-. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

The design and application of the PowerPC 405LP energy-efficient system-on-a-chip., , and . IBM J. Res. Dev., 47 (5-6): 631-640 (2003)Transforming memory systems: Optimizing for client value on emerging workloads.. VLSI-DAT, page 1-2. IEEE, (2012)Designing for a gigahertz guTS integer processor., , , , , , , and . IEEE Micro, 18 (3): 66-74 (1998)Statistical yield analysis of silicon-on-insulator embedded DRAM., , , , , , , and . ISQED, page 190-194. IEEE Computer Society, (2009)Power Gating with Multiple Sleep Modes., , , and . ISQED, page 633-637. IEEE Computer Society, (2006)Dynamically Pulsed MTCMOS with Bus Encoding for Total Power and Crosstalk Minimization., , , , and . ISQED, page 88-93. IEEE Computer Society, (2005)Circuit design techniques for a gigahertz integer microprocessor., and . ICCD, page 11-16. IEEE Computer Society, (1998)Circuit Techniques Utilizing Independent Gate Control in Double-Gate Technologies., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (12): 1657-1665 (2008)A low latency and low power dynamic Carry Save Adder., , , , , , , and . ISCAS (2), page 477-480. IEEE, (2004)Fine grained multi-threshold CMOS for enhanced leakage reduction., , and . ISCAS, IEEE, (2006)