( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Modifying Test Vectors for Reducing Power Dissipation in CMOS Circuits.

, , и . DELTA, стр. 431-433. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yuzo Sugimoto

 

Другие публикации лиц с тем же именем

Compaction of pass/fail-based diagnostic test vectors for combinational and sequential circuits., , , , и . ASP-DAC, стр. 659-664. IEEE, (2006)Test research in Japan., , , , , и . IEEE Des. Test, 5 (5): 60-79 (1988)On the fault diagnosis in the presence of unknown fault models using pass/fail information., , , , и . ISCAS (3), стр. 2987-2990. IEEE, (2005)Multiple Fault Diagnosis in Logic Circuits Using EB Tester and Multiple/Single Fault Simulators., , , и . Asian Test Symposium, стр. 341-346. IEEE Computer Society, (1999)Simulation-Based Diagnosis for Crosstalk Faults in Sequential Circuits., , , , и . Asian Test Symposium, стр. 63-. IEEE Computer Society, (2001)Enhancing BIST Based Single/Multiple Stuck-at Fault Diagnosis by Ambiguous Test Set., , , и . Asian Test Symposium, стр. 216-221. IEEE Computer Society, (2004)Test generation for scan design circuits with tri-state modules and bidirectional terminals., , , , и . DAC, стр. 71-78. ACM/IEEE, (1983)Reduction of Target Fault List for Crosstalk-Induced Delay Faults by using Layout Constraints., , , , и . Asian Test Symposium, стр. 242-247. IEEE Computer Society, (2002)A New Method for Diagnosing Multiple Stuck-at Faults using Multiple and Single Fault Simulations., , и . VTS, стр. 64-69. IEEE Computer Society, (1999)An Alternative Method of Generating Tests for Path Delay Faults Using N -Detection Test Sets., , и . PRDC, стр. 275-282. IEEE Computer Society, (2002)