( en | de | ru )

 

Disambiguation of "Khatri, Sunil P."

Author of the publication

copydeleteadd this publication to your clipboard
Generalized buffering of PTL logic stages using Boolean division.

, and . ISCAS, IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Taslimahemad Khatri

Yousuf Khatri

C Sunil Kumar

Pershotam Khatri

Sunil Kumar

 

Other publications of authors with the same name

Sorting Binary Numbers in Hardware - A Novel Algorithm and its Implementation., , and . ISCAS, page 2225-2228. IEEE, (2009)An efficient pulse flip-flop based launch-on-shift scan cell., and . ISCAS, page 4105-4108. IEEE, (2010)An ASIC design methodology with predictably low leakage, using leakage-immune standard cells., and . ISLPED, page 128-133. ACM, (2003)A design approach for radiation-hard digital electronics., , , and . DAC, page 773-778. ACM, (2006)Boolean satisfiability on a graphics processor., and . ACM Great Lakes Symposium on VLSI, page 123-126. ACM, (2010)Architecture and 3D device simulation of a PIN diode-based Gamma radiation detector., , and . ACM Great Lakes Symposium on VLSI, page 329-330. ACM, (2013)A High-Speed Fully-Programmable VLSI Decoder for Regular LDPC Codes., , , , , and . ICASSP (3), page 972-975. IEEE, (2006)Efficient cancer therapy using Boolean networks and Max-SAT-based ATPG., and . GENSiPS, page 87-90. IEEE, (2011)A Digital Low Dropout (LDO) Voltage Regulator Using Pseudoflash Transistors., and . IEEE Trans. Very Large Scale Integr. Syst., 31 (12): 1960-1969 (December 2023)A DCVSL Delay Cell for Fast Low Power Frequency Synthesis Applications., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 58-I (6): 1225-1238 (2011)