( en | de | ru )

 

Disambiguation of "Isakov, Mihailo"

Author of the publication

copydeleteadd this publication to your clipboard
Hermes: Secure heterogeneous multicore architecture design.

, , , and . HOST, page 14-20. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mihailo Matijevi

Mihailo Bocević

Mihailo St Popović

 

Other publications of authors with the same name

Chameleon: A Generalized Reconfigurable Open-Source Architecture for Deep Neural Network Training., , and . HPEC, page 1-7. IEEE, (2018)A Secure and Robust Scheme for Sharing Confidential Information in IoT Systems., , and . CoRR, (2019)Advertiser elevator: A fault tolerant routing algorithm for partially connected 3D Network-on-Chips., , , and . MWSCAS, page 136-139. IEEE, (2017)Gauge: An Interactive Data-Driven Visualization Tool for HPC Application I/O Performance Analysis., , , , , , , , , and . PDSW@SC, page 15-21. IEEE, (2020)ClosNets: Batchless DNN Training with On-Chip a Priori Sparse Neural Topologies., , and . FPL, page 55-59. IEEE Computer Society, (2018)SAPA: Self-Aware Polymorphic Architecture., , , and . CoRR, (2018)NeuroFabric: Identifying Ideal Topologies for Training A Priori Sparse Networks., and . CoRR, (2020)Homomorphic Encryption Based Secure Sensor Data Processing., , , , , and . HPEC, page 1-7. IEEE, (2020)Toward Generalizable Models of I/O Throughput., , , , , , and . ROSS@SC, page 41-49. IEEE, (2020)HPC I/O throughput bottleneck analysis with explainable local models., , , , , , and . SC, page 33. IEEE/ACM, (2020)