Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Whitespace-aware TSV arrangement in 3D clock tree synthesis.

X. Li, W. Liu, H. Du, Y. Wang, Y. Ma, and H. Yang. ISVLSI, page 115-120. IEEE Computer Socity, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yuchun Li

Yuchun Ding

Yuzhao Ma

Characterization of higher order modes in optical fibersY. Ma. Uni Erlangen-Nürnberg, (2009)

Jingxiang Ma

Lan Ma

Other publications of authors with the same name

LP based white space redistribution for thermal via planning and performance optimization in 3D ICs.X. Li, Y. Ma, X. Hong, S. Dong, and J. Cong. ASP-DAC, page 209-212. IEEE, (2008)Automatic enhanced CDFG generation based on runtime instrumentation.Z. Yuan, Y. Ma, J. Bian, and K. Zhao. CSCWD, page 92-97. IEEE, (2013)Rethinking thermal via planning with timing-power-temperature dependence for 3D ICs.K. Wang, Y. Ma, S. Dong, Y. Wang, X. Hong, and J. Cong. ASP-DAC, page 261-266. IEEE, (2011)VLSI floorplanning with boundary constraints based on corner block list.Y. Ma, S. Dong, X. Hong, Y. Cai, C. Cheng, and J. Gu. ASP-DAC, page 509-514. ACM, (2001)Thermal-aware P/G TSV planning for IR drop reduction in 3D ICs.Z. Li, Y. Ma, Q. Zhou, Y. Cai, Y. Xie, and T. Huang. Integr., 46 (1): 1-9 (2013)A buffer planning algorithm for chip-level floorplanning.S. Chen, X. Hong, S. Dong, Y. Ma, Y. Cai, C. Cheng, and J. Gu. Sci. China Ser. F Inf. Sci., 47 (6): 763-776 (2004)Corner block list representation and its application with boundary constraints.X. Hong, Y. Ma, S. Dong, Y. Cai, C. Cheng, and J. Gu. Sci. China Ser. F Inf. Sci., 47 (1): 1-19 (2004)Shift-based Primitives for Efficient Convolutional Neural Networks.H. Zhong, X. Liu, Y. He, and Y. Ma. CoRR, (2018)Novel and efficient min cut based voltage assignment in gate level.T. Lin, S. Dong, S. Chen, Y. Ma, O. He, and S. Goto. ISQED, page 150-155. IEEE, (2011)An integrated floorplanning with an efficient buffer planning algorithm.Y. Ma, X. Hong, S. Dong, S. Chen, Y. Cai, C. Cheng, and J. Gu. ISPD, page 136-142. ACM, (2003)

BibSonomy

Disambiguation of "Ma, Yuchun"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Whitespace-aware TSV arrangement in 3D clock tree synthesis.

Please choose a person to relate this publication to

Yuchun Li

Yuchun Ding

Yuzhao Ma

Jingxiang Ma

Lan Ma

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Ma, Yuchun"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Whitespace-aware TSV arrangement in 3D clock tree synthesis.

Please choose a person to relate this publication to

Yuchun Li

Yuchun Ding

Yuzhao Ma

Jingxiang Ma

Lan Ma

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Whitespace-aware TSV arrangement in 3D clock tree synthesis.