Author of the publication

A 16-port FCC-compliant 10GBase-T transmitter and hybrid with 76dBc SFDR up to 400MHz scalable to 48 ports.

, , , , , , and . ISSCC, page 412-413. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

CMOS High-Speed I/Os - Present and Future., , , , , , and . ICCD, page 454-461. IEEE Computer Society, (2003)Bunch of Wires: An Open Die-to-Die Interface., , , , , , and . Hot Interconnects, page 9-16. IEEE, (2020)A 0.3-μm CMOS 8-Gb/s 4-PAM serial link transceiver., , , and . IEEE J. Solid State Circuits, 35 (5): 757-764 (2000)A 0.4-μm CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter., , , and . IEEE J. Solid State Circuits, 34 (5): 580-585 (1999)A 16-port FCC-compliant 10GBase-T transmitter and hybrid with 76dBc SFDR up to 400MHz scalable to 48 ports., , , , , , and . ISSCC, page 412-413. IEEE, (2012)A 48-Port FCC-Compliant 10GBASE-T Transmitter With Mixed-Mode Adaptive Echo Canceller., , , , , , , and . IEEE J. Solid State Circuits, 47 (12): 3261-3272 (2012)10G | 5G | 2.5G | 1G | 100M physical layer PHY: HOT CHIPS 2015 conference., and . Hot Chips Symposium, page 1-27. IEEE, (2015)Jitter transfer characteristics of delay-locked loops - theories and design techniques., , , , , , and . IEEE J. Solid State Circuits, 38 (4): 614-621 (2003)A 33-mW 8-Gb/s CMOS clock multiplier and CDR for highly integrated I/Os., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 39 (9): 1553-1561 (2004)A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips., , , , , , and . IEEE J. Solid State Circuits, 37 (12): 1804-1812 (2002)