( en | de | ru )

 

Disambiguation of "Raghunathan, Anand"

Author of the publication

copydeleteadd this publication to your clipboard
High-Level Synthesis with SIMD Units.

, , , and . ASP-DAC/VLSI Design, page 407-413. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Davinder Kumar Anand

Raghunathan Ramakrishnan

Devanathan Raghunathan

Amar Frank Anand

Madhankumar Anandhakrishnan

 

Other publications of authors with the same name

Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips., , , and . DAC, page 513-518. ACM, (2000)Hardware Accelerated Power Estimation, , and . CoRR, (2007)STT-SNN: A Spin-Transfer-Torque Based Soft-Limiting Non-Linear Neuron for Low-Power Artificial Neural Networks., , , and . CoRR, (2014)System-on-Chip Power Management Considering Leakage Power Variations., , , and . DAC, page 877-882. IEEE, (2007)Analyzing the energy consumption of security protocols., , , and . ISLPED, page 30-35. ACM, (2003)Software Architectural Transformations, , and . (2004)Energy macromodeling of embedded operating systems., , and . ACM Trans. Embed. Comput. Syst., 4 (1): 231-254 (2005)DyVEDeep: Dynamic Variable Effort Deep Neural Networks., , , , and . ACM Trans. Embed. Comput. Syst., 19 (3): 16:1-16:24 (2020)Security in embedded systems: Design challenges., , , and . ACM Trans. Embed. Comput. Syst., 3 (3): 461-491 (2004)Application-specific heterogeneous multiprocessor synthesis using extensible processors., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (9): 1589-1602 (2006)