( en | de | ru )

 

Disambiguation of "Hiromoto, Masayuki"

Author of the publication

copydeleteadd this publication to your clipboard
A Specialized Processor Suitable for AdaBoost-Based Detection with Haar-like Features.

, , , , and . CVPR, IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Masayuki Hirosue

Masayuki Maenishi

Masayuki Yamamoto

Masayuki Inaba

Masayuki Fujita

 

Other publications of authors with the same name

Improving Predicate Representation in Scene Graph Generation by Self-Supervised Learning., , , and . WACV, page 2739-2748. IEEE, (2023)A Specialized Processor Suitable for AdaBoost-Based Detection with Haar-like Features., , , , and . CVPR, IEEE Computer Society, (2007)Hot-swapping architecture with back-biased testing for mitigation of permanent faults in functional unit array., , , , , and . DATE, page 535-540. EDA Consortium San Jose, CA, USA / ACM DL, (2013)An Asynchronous IEEE-754-standard Single-precision Floating-point Divider for FPGA., , and . Inf. Media Technol., 4 (2): 250-260 (2009)Cascade Classifier Using Divided CoHOG Features for Rapid Pedestrian Detection., and . ICVS, volume 5815 of Lecture Notes in Computer Science, page 53-62. Springer, (2009)ECRIPSE: an efficient method for calculating RTN-induced failure probability of an SRAM cell., , and . DATE, page 549-554. ACM, (2015)Filianore: Better Multiplier Architectures for LWE-based Post-Quantum Key Exchange., , and . DAC, page 113. ACM, (2019)Interpolation-Based Object Detection Using Motion Vectors for Embedded Real-Time Tracking Systems., , and . CVPR Workshops, page 616-624. Computer Vision Foundation / IEEE Computer Society, (2018)Efficient worst-case timing analysis of critical-path delay under workload-dependent aging degradation., , , , and . ASP-DAC, page 631-636. IEEE, (2018)Enhancing the solution quality of hardware ising-model solver via parallel tempering., , and . ICCAD, page 70. ACM, (2018)