Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

ReGDS: A Reverse Engineering Framework from GDSII to Gate-level Netlist.

R. Rajarathnam, Y. Lin, Y. Jin, and D. Pan. HOST, page 154-163. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lin Lin

Other publications of authors with the same name

Powernet: SOI Lateral Power Device Breakdown Prediction With Deep Neural Networks.J. Chen, M. Alawieh, Y. Lin, M. Zhang, J. Zhang, Y. Guo, and D. Pan. IEEE Access, (2020)Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography.B. Yu, X. Xu, J. Gao, Y. Lin, Z. Li, C. Alpert, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (5): 726-739 (2015)MrDP: Multiple-Row Detailed Placement of Heterogeneous-Sized Cells for Advanced Nodes.Y. Lin, B. Yu, X. Xu, J. Gao, N. Viswanathan, W. Liu, Z. Li, C. Alpert, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (6): 1237-1250 (2018)Redundant Local-Loop Insertion for Unidirectional Routing.X. Xu, Y. Lin, M. Li, J. Ou, B. Cline, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (7): 1113-1125 (2017)Semisupervised Hotspot Detection With Self-Paced Multitask Learning.Y. Chen, Y. Lin, T. Gai, Y. Su, Y. Wei, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (7): 1511-1523 (2020)Layout-dependent aging mitigation for critical path timing.C. Hsu, S. Guo, Y. Lin, X. Xu, M. Li, R. Wang, R. Huang, and D. Pan. ASP-DAC, page 153-158. IEEE, (2018)Subresolution Assist Feature Generation With Supervised Data Learning.X. Xu, Y. Lin, M. Li, T. Matsunawa, S. Nojima, C. Kodama, T. Kotani, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (6): 1225-1236 (2018)A GPU-Accelerated Framework for Path-Based Timing Analysis.G. Guo, T. Huang, Y. Lin, Z. Guo, S. Yellapragada, and M. Wong. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (11): 4219-4232 (November 2023)DREAMPlace 4.0: Timing-Driven Placement With Momentum-Based Net Weighting and Lagrangian-Based Refinement.P. Liao, D. Guo, Z. Guo, S. Liu, Y. Lin, and B. Yu. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (10): 3374-3387 (October 2023)Taskflow: A Lightweight Parallel and Heterogeneous Task Graph Computing System.T. Huang, D. Lin, C. Lin, and Y. Lin. IEEE Trans. Parallel Distributed Syst., 33 (6): 1303-1320 (2022)

BibSonomy

Disambiguation of "Lin, Yibo"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

ReGDS: A Reverse Engineering Framework from GDSII to Gate-level Netlist.

Please choose a person to relate this publication to

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Lin, Yibo"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML ReGDS: A Reverse Engineering Framework from GDSII to Gate-level Netlist.

Please choose a person to relate this publication to

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

ReGDS: A Reverse Engineering Framework from GDSII to Gate-level Netlist.