( en | de | ru )

 

Disambiguation of "Blionas, Spyros"

Author of the publication

copydeleteadd this publication to your clipboard
On the implementation of a baseband processor for a portable dual mode DECT/GSM terminal.

, , , and . ISCAS (4), page 334-337. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Spyros Rammos

Spyros Kritsikis

Spyros Thiveos

Spyros Krivas

Spyros Vassilas

 

Other publications of authors with the same name

A HIPERLAN/2 - IEEE 802.11a Reconfigurable System-on-Chip., , , , , , , , , and 1 other author(s). FPL, volume 2438 of Lecture Notes in Computer Science, page 1080-1083. Springer, (2002)Hardware Building Blocks of a Mixed Granularity Reconfigurable System-on-Chip Platform., , , , , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 613-622. Springer, (2004)Industrial approach in design methodologies for mobile communications systems., , and . RSP, page 122-126. IEEE Computer Society, (1996)A Multi-level Validation Methodology for Wireless Network Applications., , , , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 332-341. Springer, (2004)Instruction level energy modeling for pipelined processors., , , , and . J. Embed. Comput., 1 (3): 317-324 (2005)Instruction Level Energy Modeling for Pipelined Processors., , , , and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 279-288. Springer, (2003)Rapid Prototyping of a Wireless LAN Implementation Using a UML-Based System Design Methodology., , , and . IEICE Trans. Inf. Syst., 87-D (8): 2058-2069 (2004)Physical Layer of a Base-band OFDM Modem: Algorithms and Performance., , and . J. Circuits Syst. Comput., 14 (3): 631-651 (2005)Energy-Aware System-on-Chip for 5 GHz Wireless LANs., , , , and . PATMOS, volume 3728 of Lecture Notes in Computer Science, page 166-176. Springer, (2005)FPGA-based machine vision implementation for Lab-on-Chip flow detection., , , , , , and . ISCAS, page 2047-2050. IEEE, (2012)