( en | de | ru )

 

Disambiguation of "Parikh, Chetan D."

Author of the publication

copydeleteadd this publication to your clipboard
Wake-up circuit for PAM4 receiver.

, , , , , and . ISED, page 1-6. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chetan Poojari

Manvendra Parikh

Rasik Parikh

Pravin Parikh

Chetan Raj Singh

 

Other publications of authors with the same name

A Systematic Approach to Determining the Weights of the Capacitors in the DAC of a Non-binary Redundant SAR ADCs., , and . VLSID, page 1-6. IEEE Computer Society, (2018)Deterministic Digital Calibration of 1.5 bits/stage Pipelined ADCs by Direct Extraction of Calibration Coefficients., , and . VLSID, page 29-34. IEEE, (2021)High Performance Operational Amplifier with 90dB Gain in SCL 180nm Technology., , , and . VDAT, page 1-5. IEEE, (2020)A Calibration Technique for Current Steering DACs - Self Calibration with Capacitor Storage., and . VDAT, volume 711 of Communications in Computer and Information Science, page 103-114. Springer, (2017)Wake-up circuit for PAM4 receiver., , , , , and . ISED, page 1-6. IEEE, (2019)Novel Analog Calibration Technique for Current-Steering DACs' Dynamic Performance., and . Circuits Syst. Signal Process., 35 (7): 2616-2625 (2016)10 Gbps Current Mode Logic I/O Buffer., and . VDAT, volume 382 of Communications in Computer and Information Science, page 59-65. Springer, (2013)New technique to improve transient response of LDO regulators without an off-chip capacitor., and . VDAT, page 1-5. IEEE, (2016)Digital Calibration of 1.5 bits/stage Algorithmic ADC., , and . ISOCC, page 3-4. IEEE, (2021)Novel Analog Calibration Technique for Current-Steering DACs., and . Circuits Syst. Signal Process., 34 (8): 2407-2418 (2015)