( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision.

, , и . DAC, стр. 127:1-127:6. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hans Schlachter

Hedwig Schlachter

Rolf Schlachter

Herbert Schlächter

Helmut Schlachter

 

Другие публикации лиц с тем же именем

Energy-efficient inexact speculative adder with high performance and accuracy control., , и . ISCAS, стр. 45-48. IEEE, (2015)Design of energy-efficient discrete cosine transform using pruned arithmetic circuits., , и . ISCAS, стр. 341-344. IEEE, (2016)A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision., , и . DAC, стр. 127:1-127:6. ACM, (2016)Design and Applications of Approximate Circuits by Gate-Level Pruning., , , и . IEEE Trans. Very Large Scale Integr. Syst., 25 (5): 1694-1702 (2017)Opportunities for energy efficient computing: a study of inexact general purpose processors for high-performance and big-data applications., , , , , , , и . DATE, стр. 764-769. ACM, (2015)Near/Sub-Threshold Circuits and Approximate Computing: The Perfect Combination for Ultra-Low-Power Systems., , и . ISVLSI, стр. 476-480. IEEE Computer Society, (2015)Energy-efficient digital design through inexact and approximate arithmetic circuits., , и . NEWCAS, стр. 1-4. IEEE, (2015)Automatic generation of inexact digital circuits by gate-level pruning., , , и . ISCAS, стр. 173-176. IEEE, (2015)Hardware Acceleration of HDR-Image Tone Mapping on an FPGA-CPU Platform Through High-Level Synthesis., , , , и . SoCC, стр. 158-162. IEEE, (2018)A study on the energy-precision tradeoffs on commercially available processors and SoCs with an EPI based energy model., , , и . SoCC, стр. 334-339. IEEE, (2017)