( en | de | ru )

 

Disambiguation of "Camus, Vincent"

Author of the publication

copydeleteadd this publication to your clipboard
Design and Applications of Approximate Circuits by Gate-Level Pruning.

, , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (5): 1694-1702 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Benjamin Camus

Celine Camus

Thomas Camus

Christian Camus

Eric Camus

 

Other publications of authors with the same name

Review and Benchmarking of Precision-Scalable Multiply-Accumulate Unit Architectures for Embedded Neural-Network Processing., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 9 (4): 697-711 (2019)Design of Approximate Circuits by Fabrication of False Timing Paths: The Carry Cut-Back Adder., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (4): 746-757 (2018)Energy-efficient inexact speculative adder with high performance and accuracy control., , and . ISCAS, page 45-48. IEEE, (2015)Design of energy-efficient discrete cosine transform using pruned arithmetic circuits., , and . ISCAS, page 341-344. IEEE, (2016)Combining structural and timing errors in overclocked inexact speculative adders., , , , , and . DATE, page 482-487. IEEE, (2017)Approximate FPGA Implementation of CORDIC for Tactile Data Processing Using Speculative Adders., , , , and . NGCAS, page 41-44. IEEE, (2017)A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision., , and . DAC, page 127:1-127:6. ACM, (2016)Design and Applications of Approximate Circuits by Gate-Level Pruning., , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (5): 1694-1702 (2017)Near/Sub-Threshold Circuits and Approximate Computing: The Perfect Combination for Ultra-Low-Power Systems., , and . ISVLSI, page 476-480. IEEE Computer Society, (2015)Automatic generation of inexact digital circuits by gate-level pruning., , , and . ISCAS, page 173-176. IEEE, (2015)