Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Complexity in an Industrial flyback converter., , , and . Journal of Circuits, Systems, and Computers, 5 (4): 627-634 (1995)Cellular neural networks to explore complexity., , , and . Soft Comput., 1 (3): 120-136 (1997)Two-path band-pass Δ∑ modulator with 40-MHz IF 72-dB DR at 1-MHz bandwidth consuming 16 mW., , , , and . ESSCIRC, page 248-251. IEEE, (2007)An improved phase clock generator for interleaved and double-sampled switched-capacitor circuits.. ICECS, page 1553-1556. IEEE, (2001)A 6.4-GS/s 1-GHz BW Continuous-Time Pipelined ADC With Time-Interleaved Sub-ADC-DAC Achieving 61.7-dB SNDR in 16-nm FinFET., , , , , , , and . IEEE J. Solid State Circuits, 59 (4): 1158-1170 (April 2024)A dual 10b 200MSPS pipeline D/A converter with DLL-based clock synthesizer., , and . CICC, page 429-432. IEEE, (2003)A 1.8V 10b 210MS/s CMOS Pipelined ADC Featuring 86dB SFDR without Calibration., , , and . CICC, page 317-320. IEEE, (2007)In-situ nonlinear calibration of a RF signal chain., , , , , and . ISCAS, page 1-5. IEEE, (2018)A 14b 100MS/s Pipelined ADC with a Merged Active S/H and First MDAC., , , and . ISSCC, page 248-249. IEEE, (2008)A 12mW low-power continuous-time bandpass ΔΣ modulator with 58dB SNDR and 24MHz bandwidth at 200MHz IF., , , and . ISSCC, page 148-150. IEEE, (2012)