From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A DSM-based Polar Transmitter with 23.8% System Efficiency., , , , , и . ASP-DAC, стр. 1-2. ACM, (2021)A 0.37mm2 Fully-Integrated Wide Dynamic Range Sub-GHz Receiver Front-End without Off-Chip Matching Components., , , , , , и . IEICE Trans. Electron., 105-C (7): 334-342 (2022)A 29% PAE 1.5Bit-DSM-Based Polar Transmitter with Spur-Mitigated Injection-Locked PLL., , , , , , , , , и . VLSI Circuits, стр. 1-2. IEEE, (2020)A Power-Efficient Pulse-VCO for Chip-Scale Atomic Clock., , , , , , и . IEICE Trans. Electron., 102-C (4): 276-286 (2019)32.7 A 32kHz-Reference 2.4GHz Fractional-N Oversampling PLL with 200kHz Loop Bandwidth., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 454-456. IEEE, (2021)An HDL-described Fully-synthesizable Sub-GHz IoT Transceiver with Ring Oscillator based Frequency Synthesizer and Digital Background EVM Calibration., , , , , , , , , и 2 other автор(ы). CICC, стр. 1-4. IEEE, (2019)A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR., , , , , , , , , и 16 other автор(ы). IEEE J. Solid State Circuits, 55 (9): 2371-2386 (2020)0.2mW 70Fsrms-Jitter Injection-Locked PLL Using De-Sensitized SSPD-Based Injecting-Time Self-Alignment Achieving -270dB FoM and -66dBc Reference Spur., , , , , , и . VLSI Circuits, стр. 38-. IEEE, (2019)A 28-GHz CMOS Phased-Array Beamformer Supporting Dual-Polarized MIMO with Cross-Polarization Leakage Cancellation., , , , , , , , , и 15 other автор(ы). VLSI Circuits, стр. 1-2. IEEE, (2020)An LC-DCO based synthesizable injection-locked PLL with an FoM of -250.3dB., , , , , и . ESSCIRC, стр. 197-200. IEEE, (2016)