Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

E-LSTM: An Efficient Hardware Architecture for Long Short-Term Memory.

M. Wang, Z. Wang, J. Lu, J. Lin, and Z. Wang. IEEE J. Emerg. Sel. Topics Circuits Syst., 9 (2): 280-291 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wang Wang

Linfang Wang

Investigation of the functions of 53BP1 in DNA demethylationL. Wang. Uni Marburg, (2009)

Hanchun Wang

Zhirong Wang

Xiaolin Wang

Other publications of authors with the same name

Low complexity, high speed decoder architecture for quasi-cyclic LDPC codes.Z. Wang, and Q. Jia. ISCAS (6), page 5786-5789. IEEE, (2005)Memory-reduced MAP decoding for double-binary convolutional Turbo code.J. He, Z. Wang, and H. Liu. ISCAS, page 469-472. IEEE, (2010)An Efficient 4-D 8PSK TCM Decoder Architecture.J. He, Z. Wang, and H. Liu. IEEE Trans. Very Large Scale Integr. Syst., 18 (5): 808-817 (2010)NASA-F: FPGA-Oriented Search and Acceleration for Multiplication-Reduced Hybrid Networks.H. Shi, Y. Xu, Y. Wang, W. Mao, and Z. Wang. IEEE Trans. Circuits Syst. I Regul. Pap., 71 (1): 306-319 (January 2024)A High-Speed FPGA-Based Hardware Implementation for Leighton-Micali Signature.Y. Song, X. Hu, J. Tian, and Z. Wang. IEEE Trans. Circuits Syst. I Regul. Pap., 70 (1): 241-252 (January 2023)FACCU: Enable Fast Accumulation for High-Speed DSP Systems.M. Wang, X. Cheng, D. Zou, and Z. Wang. IEEE Trans. Circuits Syst. II Express Briefs, 69 (12): 4634-4638 (2022)Rethinking Parallel Memory Access Pattern in Number Theoretic Transform Design.Y. Geng, X. Hu, M. Li, and Z. Wang. IEEE Trans. Circuits Syst. II Express Briefs, 70 (5): 1689-1693 (May 2023)Hardware Accelerator Design for Sparse DNN Inference and Training: A Tutorial.W. Mao, M. Wang, X. Xie, X. Wu, and Z. Wang. IEEE Trans. Circuits Syst. II Express Briefs, 71 (3): 1708-1714 (March 2024)ReAFM: A Reconfigurable Nonlinear Activation Function Module for Neural Networks.X. Wu, S. Liang, M. Wang, and Z. Wang. IEEE Trans. Circuits Syst. II Express Briefs, 70 (7): 2660-2664 (July 2023)RvDfi: A RISC-V Architecture With Security Enforcement by High Performance Complete Data-Flow Integrity.L. Feng, J. Huang, L. Li, H. Zhang, and Z. Wang. IEEE Trans. Computers, 71 (10): 2499-2512 (2022)

BibSonomy

Disambiguation of "Wang, Zhongfeng"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

E-LSTM: An Efficient Hardware Architecture for Long Short-Term Memory.

Please choose a person to relate this publication to

Wang Wang

Linfang Wang

Hanchun Wang

Zhirong Wang

Xiaolin Wang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Wang, Zhongfeng"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML E-LSTM: An Efficient Hardware Architecture for Long Short-Term Memory.

Please choose a person to relate this publication to

Wang Wang

Linfang Wang

Hanchun Wang

Zhirong Wang

Xiaolin Wang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

E-LSTM: An Efficient Hardware Architecture for Long Short-Term Memory.