Author of the publication

A PVT-insensitive time-to-digital converter using fractional difference Vernier delay lines.

, , , and . SoCC, page 43-46. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A high resolution capacitance deviation-to-digital converter utilizing time stretching., , , , and . SoCC, page 83-86. IEEE, (2009)A PVT-insensitive time-to-digital converter using fractional difference Vernier delay lines., , , and . SoCC, page 43-46. IEEE, (2009)Graphical-character-based shredded Chinese document reconstruction., and . Multimedia Tools Appl., 76 (10): 12871-12891 (2017)Clock Ensemble Algorithm Test in the Establishment of Space-Based Time Reference., , , and . Remote. Sens., 15 (5): 1227 (March 2023)Highest Wireless Power: Inductively Coupled Or RF?, and . ISQED, page 298-301. IEEE, (2020)A 14.6 ps Resolution, 50 ns Input-Range Cyclic Time-to-Digital Converter Using Fractional Difference Conversion Method., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (12): 3064-3072 (2010)Highest Maximum Power Point of Radially Distant Inductively Coupled Power Receivers With Deep Submicron CMOS., and . IEEE Trans. Ind. Informatics, 16 (2): 1086-1093 (2020)180-nm 85%-Efficient Inductively Coupled Switched Resonant Half-Bridge Power Receiver., and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (6): 983-987 (2019)Generating the highest power with a tiny and distant inductively coupled coil., and . ISIE, page 477-480. IEEE, (2016)High-resolution and wide-dynamic range time-to-digital converter with a multi-phase cyclic Vernier delay line., , , , , , , and . ESSCIRC, page 311-314. IEEE, (2013)