( en | de | ru )

 

Disambiguation of "Cazorla, Francisco J."

Author of the publication

copydeleteadd this publication to your clipboard
IEC-61508 SIL 3 Compliant Pseudo-Random Number Generators for Probabilistic Timing Analysis.

, , , , , , and . DSD, page 677-684. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Francisco Gaona

Francisco Castellanos

Francisco Cardiel

Francisco Garcés

Francisco Carabelli

 

Other publications of authors with the same name

Enabling SMT for real-time embedded systems., , , , , and . EUSIPCO, page 1341-1344. IEEE, (2004)On-chip ring network designs for hard-real time systems., , , , and . RTNS, page 23-32. ACM, (2013)Trends and techniques for energy efficient architectures., , , , , , , and . VLSI-SoC, page 276-279. IEEE, (2010)Feasibility of QoS for SMT., , , , , and . Euro-Par, volume 3149 of Lecture Notes in Computer Science, page 535-540. Springer, (2004)Predictable Performance in SMT Processors: Synergy between the OS and SMTs., , , , , and . IEEE Trans. Computers, 55 (7): 785-799 (2006)Kilo-Instruction Processors: Overcoming the Memory Wall., , , , , , and . IEEE Micro, 25 (3): 48-57 (2005)Safety-Related Challenges and Opportunities for GPUs in the Automotive Domain., , , , , and . IEEE Micro, 38 (6): 46-55 (2018)Uncertainty Management in Dependable and Intelligent Embedded Software., , and . Computer, 56 (3): 114-117 (March 2023)Reconciling Time Predictability and Performance in Future Computing Systems., , , , , and . IEEE Des. Test, 35 (2): 48-56 (2018)A Methodology for Selective Protection of Matrix Multiplications: A Diagnostic Coverage and Performance Trade-off for CNNs Executed on GPUs., , , , and . ICSRS, page 9-18. IEEE, (2022)