Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Evaluation of the Parallelization Potential for Efficient Multimedia Implementations: Dynamic Evaluation of Algorithm Critical Path., , and . IEEE Trans. Circuits Syst. Video Techn., 15 (5): 593-608 (2005)Post-processing of coded images by neural network cancellation of the unmasked noise., , , and . Neural Processing Letters, 2 (2): 18-22 (1995)High-level synthesis of dynamic dataflow programs on heterogeneous MPSoC platforms., , , and . SAMOS, page 227-234. IEEE, (2016)Reconfigurable video coding: Objectives and technologies., , and . ICIP, page 749-752. IEEE, (2009)Evaluation framework for lossy compression of genomic Quality Values, , , , , , , , and . ISO/IEC JTC 1/SC 29/WG 11, Document Number M37768, (February 2016)Available: http://wg11.sc29.org.High level design space exploration of RVC codec specifications for multi-core heterogeneous platforms., , and . DASIP, page 191-198. IEEE, (2010)Benchmark framework for lossy compression of genome sequencing quality values, , , , , , , , , and 3 other author(s). ISO/IEC JTC 1/SC 29/WG 11, Document Number M38916, (October 2016)Available: http://wg11.sc29.org/.High level synthesis of Smith-Waterman dataflow implementations., , and . ICASSP, page 1173-1177. IEEE, (2017)High-level synthesis of dataflow programs for signal processing systems., , and . ISPA, page 750-754. IEEE, (2013)Execution trace graph based interface synthesis of signal processing dataflow programs for heterogeneous MPSoCs., , and . ACSSC, page 494-498. IEEE, (2017)