Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Customizable FPGA OpenCL matrix multiply design template for deep neural networks.

J. Yinger, E. Nurvitadhi, D. Capalija, A. Ling, D. Marr, K. Srivatsan, D. Moss, and S. Subhaschandra. FPT, page 259-262. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

J J M Ramakers

J M Zöllner

Hazel Duncan

Duncan MacVicar

Duncan Reid

Other publications of authors with the same name

Braiding: A scheme for resolving hazards in kernel adaptive filters.S. Tridgell, D. Moss, N. Fraser, and P. Leong. FPT, page 136-143. IEEE, (2015)High performance binary neural networks on the Xeon+FPGA™ platform.D. Moss, E. Nurvitadhi, J. Sim, A. Mishra, D. Marr, S. Subhaschandra, and P. Leong. FPL, page 1-4. IEEE, (2017)FPGA Architectures for Low Precision Machine Learning.D. Moss. University of Sydney, Australia, (2017)base-search.net (ftunivsydney:oai:ses.library.usyd.edu.au:2123/18182).Distributed kernel learning using Kernel Recursive Least Squares.N. Fraser, D. Moss, N. Epain, and P. Leong. ICASSP, page 5500-5504. IEEE, (2015)Long Short-Term Memory for Radio Frequency Spectral Prediction and its Real-Time FPGA Implementation.Siddhartha, Y. Lee, D. Moss, J. Faraone, P. Blackmore, D. Salmond, D. Boland, and P. Leong. MILCOM, page 1-9. IEEE, (2018)A Customizable Matrix Multiplication Framework for the Intel HARPv2 Xeon+FPGA Platform: A Deep Learning Case Study.D. Moss, K. Srivatsan, E. Nurvitadhi, P. Ratuszniak, C. Johnson, J. Sim, A. Mishra, D. Marr, S. Subhaschandra, and P. Leong. FPGA, page 107-116. ACM, (2018)Customizable FPGA OpenCL matrix multiply design template for deep neural networks.J. Yinger, E. Nurvitadhi, D. Capalija, A. Ling, D. Marr, K. Srivatsan, D. Moss, and S. Subhaschandra. FPT, page 259-262. IEEE, (2017)A Two-Speed, Radix-4, Serial-Parallel Multiplier.D. Moss, D. Boland, and P. Leong. IEEE Trans. Very Large Scale Integr. Syst., 27 (4): 769-777 (2019)Rolling window time series prediction using MapReduce.L. Li, F. Noorian, D. Moss, and P. Leong. IRI, page 757-764. IEEE Computer Society, (2014)

BibSonomy

Disambiguation of "Moss, Duncan J. M."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Customizable FPGA OpenCL matrix multiply design template for deep neural networks.

Please choose a person to relate this publication to

J J M Ramakers

J M Zöllner

Hazel Duncan

Duncan MacVicar

Duncan Reid

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Moss, Duncan J. M."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Customizable FPGA OpenCL matrix multiply design template for deep neural networks.

Please choose a person to relate this publication to

J J M Ramakers

J M Zöllner

Hazel Duncan

Duncan MacVicar

Duncan Reid

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Customizable FPGA OpenCL matrix multiply design template for deep neural networks.