Author of the publication

A Multiple Bits Output Ring-Oscillator Physical Unclonable Function.

, , and . ISPACS, page 1-5. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Buffer Planning for IP Placement Using Sliced-LFF., , , and . VLSI Design, (2011)A cost-efficient partially-parallel irregular LDPC decoder based on sum-delta message passing algorithm., , , and . ACM Great Lakes Symposium on VLSI, page 207-212. ACM, (2008)Electromagnetic Analysis Enhancement with Signal Processing Techniques (Poster)., , and . ACISP, volume 6812 of Lecture Notes in Computer Science, page 456-461. Springer, (2011)Floorplanning driven Network-on-Chip synthesis for 3-D SoCs., , , , and . ISCAS, page 1203-1206. IEEE, (2011)Voltage and Level-Shifter Assignment Driven Floorplanning., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 92-A (12): 2990-2997 (2009)Correlated Noise Reduction for Electromagnetic Analysis., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (1): 185-195 (2013)Exploring Partitions Based on Search Space Smoothing for Heterogeneous Multiprocessor System., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (9): 2456-2464 (2008)Adaptive Block-Propagative Background Subtraction Method for UHDTV Foreground Detection., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (11): 2307-2314 (2015)Reconfigurable Variable Block Size Motion Estimation Architecture for Search Range Reduction Algorithm., , and . IEICE Trans. Electron., 91-C (4): 440-448 (2008)High Throughput VLSI Architecture of a Fast Mode Decision Algorithm for H.264/AVC Intra Encoding., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (12): 3630-3637 (2008)