Author of the publication

A method to build reconfigurable architectures by extracting common subgraphs.

, , , and . ASICON, page 970-973. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fast Boolean matching based on NPN classification., , , and . FPT, page 310-313. IEEE, (2013)High performance Deformable Part Model accelerator based on FPGA., , , , , and . FPT, page 245-248. IEEE, (2016)Cropland parcels extraction based on texture analysis and multi-spectral image classification., , , and . Geoinformatics, page 1-4. IEEE, (2010)Memory efficient and high performance key-value store on FPGA using Cuckoo hashing., , , and . FPL, page 1-4. IEEE, (2016)An analytic model for channel potential and subthreshold swing of the symmetric and asymmetric double-gate MOSFETs., , , , , and . Microelectron. J., 42 (3): 515-519 (2011)A quantum-implementable neural network model., , and . Quantum Inf. Process., 16 (10): 245 (2017)General switch box modeling and optimization for FPGA routing architectures., , , , and . FPT, page 320-323. IEEE, (2010)Port-based supply chain decisions considering governmental pollution tax., , and . Oper. Res., 22 (5): 4769-4800 (2022)MajorityNets: BNNs Utilising Approximate Popcount for Improved Efficiency., , , , , and . CoRR, (2020)A snapback-free RC-LIGBT with separated LDMOS and LIGBT by the L-shaped SiO2 layer., , , , , , and . IEICE Electron. Express, 16 (19): 20190445 (2019)