( en | de | ru )

 

Disambiguation of "McNeill, John A."

Author of the publication

copydeleteadd this publication to your clipboard
Digital Background-Calibration Algorithm for "Split ADC" Architecture.

, , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (2): 294-306 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Graham McNeill

John A Dennis

John A Madden

John A Gann

John A Galm

 

Other publications of authors with the same name

Single-ended to differential converter for multiple-stage single-ended ring oscillators., and . IEEE J. Solid State Circuits, 38 (1): 141-145 (2003)"Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC., , and . IEEE J. Solid State Circuits, 40 (12): 2437-2445 (2005)Flexible sensor for measurement of skin pressure and temperature in a clinical setting., , , , , and . IEEE SENSORS, page 1-3. IEEE, (2016)All-Digital Background Calibration of a Successive Approximation ADC Using the "Split ADC" Architecture., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 58-I (10): 2355-2365 (2011)Time-Domain-Based Measurement Technique for Pressure Measurement in a Wearable Wireless Sensor Patch., , , , , and . ISCAS, page 1-5. IEEE, (2018)Lookup-table-based background linearization for VCO-based ADCs., , , and . CICC, page 1-4. IEEE, (2014)Comments on 'Split ADC' architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC"., , , , and . IEEE J. Solid State Circuits, 41 (6): 1481 (2006)Digital Background-Calibration Algorithm for "Split ADC" Architecture., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (2): 294-306 (2009)Wireless Sensor Patch Suitable for Continuous Monitoring of Contact Pressure in a Clinical Setting., , , , and . NEWCAS, page 91-95. IEEE, (2018)Design of a sub-picosecond-jitter delay-lock-loop for interleaved ADC sample clock synthesis., , and . MWSCAS, page 225-228. IEEE, (2013)