Author of the publication

A 10 bit, 50 M sample/s, low power pipelined A/D converter for cable modem applications.

, and . ISCAS (1), page 424-427. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low-power and high-frequency ring oscillator design in 65nm CMOS technology., , and . ASICON, page 533-536. IEEE, (2017)Design and Analysis of 66GHz Voltage Controlled Oscillators for FMCW Radar Applications with Phase Noise Impact Consideration., , and . SoCC, page 33-36. IEEE, (2018)A 1 V, 8 GHz CMOS integrated phase shifted transmitter for wideband and varying envelope communication systems., and . CICC, page 447-450. IEEE, (2003)Extra Bit Generation for High-Speed Time-Based Flash ADCs in 65nm CMOS., and . ISCAS, page 1-5. IEEE, (2018)Extraction of circuit transfer functions with SuTra analyses.. ASICON, page 714-717. IEEE, (2017)The art of extracting circuit transfer functions with SuTra analyses.. ICECS, page 278-281. IEEE, (2017)An Ultra-Low-Voltage Sub-Threshold Pseudo-Differential CMOS Schmitt Trigger., , , , , and . SoCC, page 1-5. IEEE, (2018)A 10 bit, 50 M sample/s, low power pipelined A/D converter for cable modem applications., and . ISCAS (1), page 424-427. IEEE, (2001)A low phase noise CMOS oscillator with tail current-shaping technique in wireless implantable SoC applications., , , and . ICECS, page 235-238. IEEE, (2017)ECP technique based capacitor-less LDO with high PSRR at low frequencies, -89dB PSRR at 1MHz and enhanced transient response., , , and . SMACD, page 1-4. IEEE, (2017)