Author of the publication

A unioned graph neural network based hardware Trojan node detection.

, , , , , , , , , and . IEICE Electron. Express, 20 (13): 20230204 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design and Comparison of High-Reliable Radiation-Hardened Flip-Flops Under SMIC 40nm Process., , , , and . Journal of Circuits, Systems, and Computers, 25 (12): 1650163:1-1650163:19 (2016)The Flux-Oriented Control of an Induction Machine Utilizing an Online Controller Parameter Adaptation Scheme., , , , , and . Australian Joint Conference on Artificial Intelligence, volume 2557 of Lecture Notes in Computer Science, page 249-258. Springer, (2002)Off-path leakage power aware routing for SRAM-based FPGAs., , , , , and . DATE, page 87-92. IEEE, (2012)An Efficient Fault-Tolerant Protection Method for L0 BTB., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (3): 1284-1297 (March 2023)A unioned graph neural network based hardware Trojan node detection., , , , , , , , , and . IEICE Electron. Express, 20 (13): 20230204 (2023)scSparkXMBD: High-Performance scRNA-seq Data Processing with Spark., , , , , , and . BIBM, page 1956-1962. IEEE, (2021)Design and Application of English Grammar Intelligent Question Bank System., and . Sci. Program., (2021)Exploiting Free LUT Entries to Mitigate Soft Errors in SRAM-based FPGAs., , , , , and . Asian Test Symposium, page 438-443. IEEE Computer Society, (2011)Design and Characterization of SEU Hardened Circuits for SRAM-Based FPGA., , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (6): 1276-1283 (2019)HHC: Hierarchical hardware checkpointing to accelerate fault recovery for SRAM-based FPGAs., , , , , , and . IOLTS, page 193-198. IEEE, (2013)