( en | de | ru )

 

Disambiguation of "Park, Hong-June"

Author of the publication

copydeleteadd this publication to your clipboard
A Single-Data-Bit Blind Oversampling Data-Recovery Circuit With an Add-Drop FIFO for USB2.0 High-Speed Interface.

, , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (2): 156-160 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

June Park

Hong-June Kuo

Hong-Yang Park

Hong-Suck Park

Joo-Hong Park

 

Other publications of authors with the same name

A Digitally Controlled Op-Amp with Level-Crossing-Based Approximation and its Application to a 10-bit Pipeline ADC., , , and . Journal of Circuits, Systems, and Computers, 25 (12): 1650155:1-1650155:16 (2016)5.5 A quadrature relaxation oscillator with a process-induced frequency-error compensation loop., , , , and . ISSCC, page 94-95. IEEE, (2017)An 8.8-GS/s 6-bit CMOS Time-Interleaved Flash Analog-to-Digital Converter with Multi-Phase Clock Generator., , , , and . IEICE Trans. Electron., 90-C (6): 1156-1164 (2007)An Analysis and Design Methodology of Resistor-Based Phase Error Averaging for Multiphase Generation., , , and . IEICE Trans. Electron., 93-C (12): 1662-1669 (2010)Deadzone-Minimized Systematic Offset-Free Phase Detectors., , , and . IEICE Trans. Electron., 91-C (9): 1525-1528 (2008)A 10-bit 25-MS/s 1.25-mW Pipelined ADC With a Semidigital Gm-Based Amplifier., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 60-II (3): 142-146 (2013)A QDR-Based 6-GB/s Parallel Transceiver With Current-Regulated Voltage-Mode Output Driver and Byte CDR for Memory Interface., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 60-II (2): 91-95 (2013)A 2-Gb/s Intrapanel Interface for TFT-LCD With a VSYNC-Embedded Subpixel Clock and a Cascaded Deskew and Multiphase DLL., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 58-II (10): 687-691 (2011)5-Gb/s Peak Detector Using a Current Comparator and a Three-State Charge Pump., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 58-II (5): 269-273 (2011)An Approximate Closed-Form Transfer Function Model for Diverse Differential Interconnects., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (5): 1335-1344 (2015)