( en | de | ru )

 

Disambiguation of "Gielen, Georges G. E."

Author of the publication

copydeleteadd this publication to your clipboard
Analysis of simulation-driven numerical performance modeling techniques for application to analog circuit optimization.

, and . ISCAS (2), page 1298-1301. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Georges Gielen

Marlis Gielen

Michael E G Kaes

Volker E G Beckmann

G E M Panhuysen

 

Other publications of authors with the same name

An efficient optimization--based technique to generate posynomial performance models for analog integrated circuits., , and . DAC, page 431-436. ACM, (2002)Behavioral modeling of (coupled) harmonic oscillators., , and . DAC, page 536-541. ACM, (2002)Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients., , , , , , and . DAC, page 399-404. ACM, (2002)Canonical form functions as a simple means for genetic programming to evolve human-interpretable functions., and . GECCO, page 855-862. ACM, (2006)Sparse ε-tube support vector regression by active learning., , and . Soft Comput., 18 (6): 1113-1126 (2014)Performance Analysis of Energy-Efficient BBPLL-Based Sensor-to-Digital Converters., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (8): 2130-2138 (2013)Systematic design exploration of delta-sigma ADCs., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 51-I (1): 86-95 (2004)Understanding the Impact of Time-Dependent Random Variability on Analog ICs: From Single Transistor Measurements to Circuit Simulations., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (3): 601-610 (2019)Fail-Safe Human Detection for Drones Using a Multi-Modal Curriculum Learning Approach., , , , , and . IEEE Robotics Autom. Lett., 7 (1): 303-310 (2022)High-Level Power Minimization of Analog Sensor Interface Architectures., , and . Integr. Comput. Aided Eng., 5 (4): 303-314 (1998)