( en | de | ru )

 

Disambiguation of "Amrutur, Bharadwaj S."

Author of the publication

copydeleteadd this publication to your clipboard
In-situ power monitoring scheme and its application in dynamic voltage and threshold scaling for digital CMOS integrated circuits.

, , and . ISLPED, page 259-264. ACM, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bharadwaj Vijaysarathy

Ashish Bharadwaj

S Danischewski

S Hilt

S Ulrich

 

Other publications of authors with the same name

Low-power SRAM design using half-swing pulse-mode techniques., , , , , , , , and . IEEE J. Solid State Circuits, 33 (11): 1659-1671 (1998)Unified Vdd - Vth Optimization Based DVFM Controller for a Logic Block., , and . VLSI Design, page 509-514. IEEE Computer Society, (2008)Towards an IoT based water management system for a campus., , , , , , , , and . ISC2, page 1-6. IEEE, (2015)A projective geometry architecture for scientific computation., , and . ASAP, page 64-80. IEEE, (1992)Design and modeling of high-Q variable width and spacing, planar and 3-D stacked spiral inductors., , , and . VDAT, page 1-6. IEEE, (2014)A zero charge-pump mismatch current tracking loop for reference spur reduction in PLLs., and . Microelectron. J., 46 (6): 422-430 (2015)Speed and power scaling of SRAM's., and . IEEE J. Solid State Circuits, 35 (2): 175-185 (2000)Tele-driving an electric vehicle over a private LTE network., , , , , , , , , and 5 other author(s). COMSNETS, page 441-443. IEEE, (2022)Adaptive Keeper Design for Dynamic Logic Circuits Using Rate Sensing Technique., , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (2): 295-304 (2011)A replica technique for wordline and sense control in low-power SRAM's., and . IEEE J. Solid State Circuits, 33 (8): 1208-1219 (1998)