Author of the publication

14.3 A 65nm Computing-in-Memory-Based CNN Processor with 2.9-to-35.8TOPS/W System Energy Efficiency Using Dynamic-Sparsity Performance-Scaling Architecture and Energy-Efficient Inter/Intra-Macro Data Reuse.

, , , , , , , , , , and . ISSCC, page 234-236. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Register allocation for hybrid register architecture in nonvolatile processors., , , , , and . ISCAS, page 1050-1053. IEEE, (2014)An 8b 0.8kS/s configurable VCO-based ADC using oxide TFTs with Inkjet printing interconnection., , , , , , , and . ISCAS, page 1-4. IEEE, (2017)Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture., , , , , , and . DAC, page 80:1-80:6. ACM, (2017)Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor., , , , , and . DAC, page 184:1-184:6. ACM, (2015)Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration., , , , , , and . DAC, page 126:1-126:6. ACM, (2015)DyTAN: Dynamic Ternary Content Addressable Memory Using Nanoelectromechanical Relays., , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (11): 1981-1993 (2021)Reliable and Efficient Parallel Checkpointing Framework for Nonvolatile Processor With Concurrent Peripherals., , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (1): 228-240 (January 2023)Multistage Function Speculation Adders., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (4): 954-965 (2015)FAST: A Fully-Concurrent Access SRAM Topology for High Row-Wise Parallelism Applications Based on Dynamic Shift Operations., , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (4): 1605-1609 (April 2023)A Weight-Reload-Eliminated Compute-in-Memory Accelerator for 60 fps 4K Super-Resolution., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (3): 1179-1183 (March 2023)