( en | de | ru )

 

Disambiguation of "Weyten, Ludo"

Author of the publication

copydeleteadd this publication to your clipboard
Design of double-sampling ΣΔ modulation A/D converters with bilinear integrators.

, , and . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (4): 715-722 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ludo Kregelin

Ludo Abicht

Walter Ludorff

Hans Ludorf

Björn Ludolph

 

Other publications of authors with the same name

An Unconstrained Architecture for High-Order Sigma Delta Force-Feedback Inertial Sensors., , and . ISCAS, page 3063-3066. IEEE, (2007)A 250-kHz 94-dB double-sampling ΣΔ modulation A/D converter with a modified noise transfer function., , and . IEEE J. Solid State Circuits, 38 (10): 1657-1662 (2003)A 13.5-b 1.2-V micropower extended counting A/D converter., , and . IEEE J. Solid State Circuits, 36 (2): 176-183 (2001)Design of double-sampling ΣΔ modulation A/D converters with bilinear integrators., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (4): 715-722 (2005)An On-Line Calibration Technique for Mismatch Errors in High-Speed DACs., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (7): 1873-1883 (2008)Nyquist criterion based design of continuous time Sigma Delta modulators., , and . ISCAS, IEEE, (2006)A Describing Function Study of Saturated Quantization and Its Application to the Stability Analysis of Multi-Bit Sigma Delta Modulators., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 60-I (7): 1740-1752 (2013)STF behaviour in a CT ΔΣ modulator., , , and . ICECS, page 1-4. IEEE, (2005)An approach to tackle quantization noise folding in double-sampling ΣΔ modulation A/D converters., , and . IEEE Trans. Circuits Syst. II Express Briefs, 50 (4): 157-163 (2003)Multiple storage adaptive multi-trees., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 9 (3): 248-252 (1990)