Author of the publication

Clock Delayed Domino Logic With Efficient Variable Threshold Voltage Keeper.

, , , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (2): 125-134 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Signal integrity fault analysis using reduced-order modeling., and . DAC, page 367-370. ACM, (2002)Bed posture classification for pressure ulcer prevention., , , , , , and . EMBC, page 7175-7178. IEEE, (2011)Replacement techniques for improving performance in sub-block caches., and . ACSSC, page 1853-1857. IEEE, (2014)SYNTEST: an environment for system-level design for test., , , and . EURO-DAC, page 402-407. IEEE Computer Society Press, (1992)A Customized TCAM Architecture for Multi-Match Packet Classification., and . GLOBECOM, IEEE, (2006)A nonredundant ternary CAM circuit for network search engines., , , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (3): 268-278 (2006)An on-chip sensor to measure and compensate static NBTI-induced degradation in analog circuits., and . Microelectron. Reliab., 53 (2): 245-253 (2013)Layered Semi-Markov road generation for driving simulations., , , and . ITSC, page 365-370. IEEE, (2011)A two-stage clustering technique for automatic biaxial gating of flow cytometry data., , , and . BIBM, page 511-516. IEEE Computer Society, (2015)Gaits analysis using pressure image for subject identification., , , , and . BHI, page 333-336. IEEE, (2017)