Author of the publication

Composable Memory Transactions

, , , and . Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming, page 48--60. New York, NY, USA, ACM, (2005)
DOI: 10.1145/1065944.1065952

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.


Other publications of authors with the same name

Tight Bounds for Connectivity and Set Agreement in Byzantine Synchronous Systems., and . DISC, volume 91 of LIPIcs, page 35:1-35:16. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2017)The Teleportation Design Pattern for Hardware Transactional Memory., , , and . OPODIS, volume 95 of LIPIcs, page 10:1-10:16. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2017)Distributed Runtime Verification of Metric Temporal Properties for Cross-Chain Protocols., , , , , , and . ICDCS, page 23-33. IEEE, (2022)Brief Announcement: Linearizability: A Typo., , and . PODC, page 561-564. ACM, (2021)Using Elimination and Delegation to Implement a Scalable NUMA-Friendly Stack., , and . HotPar, USENIX Association, (2013)POSTER: State Teleportation via Hardware Transactional Memory., , , and . PPoPP, page 437-438. ACM, (2017)VBR: Version Based Reclamation., , and . SPAA, page 443-445. ACM, (2021)Distributed runtime verification of metric temporal properties., , , , , , and . J. Parallel Distributed Comput., (March 2024)Linearizability: a Typo., , and . CoRR, (2021)Improving Parallelism in Hardware Transactional Memory., , and . ACM Trans. Archit. Code Optim., 15 (1): 9:1-9:24 (2018)