( en | de | ru )

 

Disambiguation of "Mahzoon, Alireza"

Author of the publication

copydeleteadd this publication to your clipboard
Automated Debugging-Aware Visualization Technique for SystemC HLS Designs.

, , and . DSD, page 519-526. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alireza Djirsarai

Alireza Rahimi

Alireza Azem

Alireza Mirshahi

Alireza Sarveniazi

 

Other publications of authors with the same name

Divider Verification Using Symbolic Computer Algebra and Delayed Don't Care Optimization., , , , and . FMCAD, page 1-10. IEEE, (2022)Towards Formal Verification of Optimized and Industrial Multipliers., , , and . DATE, page 544-549. IEEE, (2020)Towards Polynomial Formal Verification of Complex Arithmetic Circuits., , and . DDECS, page 1-6. IEEE, (2022)Polynomial Formal Verification of Complex Multipliers., and . MBMV, page 1-4. VDE/IEEE, (2022)Verifying Dividers Using Symbolic Computer Algebra and Don't Care Optimization., , , , and . DATE, page 1110-1115. IEEE, (2021)Polynomial Formal Verification of Floating Point Adders., , and . DATE, page 1-2. IEEE, (2023)Multi-objective Optimization of Floating Point Arithmetic Expressions Using Iterative Factorization., and . ISVLSI, page 243-248. IEEE Computer Society, (2015)ASCHyRO: Automatic Fault Localization of SystemC HLS Designs Using a Hybrid Accurate Rank Ordering Technique., , and . ICCD, page 179-186. IEEE, (2020)Formale Verifikation von strukturell komplexen Multiplizierern.. Ausgezeichnete Informatikdissertationen, (2022)Preserving Design Hierarchy Information for Polynomial Formal Verification., and . VLSI-SoC, page 1-7. IEEE, (2022)