Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design and Implementation Fine-grained Power Gating on Microprocessor Functional Units., , , , , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2011)Cool Mega-Array: A highly energy efficient reconfigurable accelerator., , , , , , , , , and . FPT, page 1-8. IEEE, (2011)On-chip detection methodology for break-even time of power gated function units., , , , , , and . ISLPED, page 241-246. IEEE/ACM, (2011)Performance, Area, and Power Evaluations of Ultrafine-Grained Run-Time Power-Gating Routers for CMPs., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (4): 520-533 (2011)Geyser-1: a MIPS R3000 CPU core with fine-grained run-time power gating., , , , , , , , , and 6 other author(s). ASP-DAC, page 369-370. IEEE, (2010)A Leakage Efficient Instruction TLB Design for Embedded Processors., , , , , and . IEICE Trans. Inf. Syst., 94-D (8): 1565-1574 (2011)Adaptive power gating for function units in a microprocessor., , , , , , , , and . ISQED, page 29-37. IEEE, (2010)Cool Mega-Arrays: Ultralow-Power Reconfigurable Accelerator Chips., , , , , , , , , and . IEEE Micro, 31 (6): 6-18 (2011)A Leakage Efficient Data TLB Design for Embedded Processors., , , , , and . IEICE Trans. Inf. Syst., 94-D (1): 51-59 (2011)Ultra Fine-Grained Run-Time Power Gating of On-chip Routers for CMPs., , , , , and . NOCS, page 61-68. IEEE Computer Society, (2010)