Author of the publication

Digital background calibration in continuous-time delta-sigma analog to digital converters.

, , , , and . NORCAS, page 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Energy-Efficient Near-Memory Computing Architecture for CNN Inference at Cache Level., , , and . ICECS, page 1-4. IEEE, (2021)Digital background calibration in continuous-time delta-sigma analog to digital converters., , , , and . NORCAS, page 1-4. IEEE, (2015)Lessons from ten years of the international master's program in System-on-Chip., , , , , , , and . EWME, page 187-192. IEEE, (2014)A Low-Voltage 6T Dual-Port Configured SRAM with Wordline Boost in 28 nm FD-SOI., , , , and . ESSCIRC, page 459-462. IEEE, (2021)An 88% fractional bandwidth reconfigurable power amplifier for NB-IoT and LTE-M in 22 nm CMOS FDSOI., , and . NorCAS, page 1-4. IEEE, (2022)Highly scalable implementation of a robust MMSE channel estimator for OFDM multi-standard environment., , , , and . SiPS, page 311-315. IEEE, (2011)A System Dynamics Model of Technology and Society: In the Context of a Developing Nation., , and . Int. J. Syst. Dyn. Appl., 9 (2): 42-63 (2020)Minimum-Energy Sub-threshold Self-Timed Circuits: Design Methodology and a Case Study., , and . ASYNC, page 41-51. IEEE Computer Society, (2010)Impact of switching activity on the energy minimum voltage for 65 nm sub-VT CMOS., , and . NORCHIP, page 1-4. IEEE, (2011)A 128 kb single-bitline 8.4 fJ/bit 90MHz at 0.3V 7T sense-amplifierless SRAM in 28 nm FD-SOI., , , , , and . ESSCIRC, page 429-432. IEEE, (2016)