( en | de | ru )

 

Disambiguation of "Shibayama, Kiyoshi"

Author of the publication

copydeleteadd this publication to your clipboard
A software implementation of speculative memory.

, , , and . SNPD, page 437-443. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kiyoshi Nishigami

Kiyoshi Mineshige

Kiyoshi Chiba

Kiyoshi Sakaguchi

Kiyoshi Okuda

 

Other publications of authors with the same name

A Distributed Storage System with Dynamic Tiering for iSCSI Environment., , and . Int. J. Networked Distributed Comput., 3 (1): 42-50 (2015)Performance evaluation of dynamic load balancing scheme with load prediction mechanism using the load growing acceleration for massively parallel computers., , , and . Syst. Comput. Jpn., 35 (11): 69-79 (2004)Design Space Exploration for Implementing a Software-Based Speculative Memory System., , , and . Int. J. Softw. Innov., 6 (2): 37-49 (2018)Development of an e-learning back-end system for code assessment in elementary programming practice., , , and . SIGUCCS, page 181-186. ACM, (2010)A Distributed Storage System with Dynamic Tiering for iSCSI Environment., , and . IIAI-AAI, page 644-649. IEEE Computer Society, (2014)An Information Propagation Scheme for an Autonomous Distributed Storage System in iSCSI Environment., , , and . ACIT-CSI, page 142-147. IEEE, (2015)A Computer with Low-Level Parallelism QA-2: Its Applications to 3-D Graphics and Prolog/Lisp Machines., , , , and . ISCA, page 280-289. IEEE Computer Society, (1986)Speculative memory: An architectural support for explicit speculations in multithreaded programming., , and . ICIS, page 1-7. IEEE Computer Society, (2016)Hardware Organization of a Low Level Parallel Processor., , , and . IFIP Congress, page 855-860. (1977)Performance Evaluation and Improvement of a Dynamically Microprogrammable Computer with Low-Level Parallelism., , , , and . IFIP Congress, page 181-186. (1980)