Author of the publication

Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability.

, , , , , , , , and . DAC, page 76:1-76:6. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Reconfigurable self-timed regenerators for wide-range voltage scaled interconnect., , , and . A-SSCC, page 1-4. IEEE, (2015)Parallel high-radix Montgomery multipliers., , and . ACSCC, page 772-776. IEEE, (2008)A 0.11 PJ/OP, 0.32-128 Tops, Scalable Multi-Chip-Module-Based Deep Neural Network Accelerator Designed with A High-Productivity vlsi Methodology., , , , , , , , , and 7 other author(s). Hot Chips Symposium, page 1-24. IEEE, (2019)XPoint cache: scaling existing bus-based coherence protocols for 2D and 3D many-core systems., , , , , , , , and . PACT, page 75-86. ACM, (2012)A 467nW CMOS visual motion sensor with temporal averaging and pixel aggregation., , , , , , and . ISSCC, page 480-481. IEEE, (2013)Verifying High-Level Latency-Insensitive Designs with Formal Model Checking., , , , , , and . CoRR, (2021)VerilogEval: Evaluating Large Language Models for Verilog Code Generation., , , and . CoRR, (2023)Late Breaking Results: Test Selection For RTL Coverage By Unsupervised Learning From Fast Functional Simulation., , , , and . DAC, page 1-2. IEEE, (2023)Invited Paper: VerilogEval: Evaluating Large Language Models for Verilog Code Generation., , , and . ICCAD, page 1-8. IEEE, (2023)Supply boosting for high-performance processors in flip-chip packages., , and . ESSCIRC, page 473-476. IEEE, (2016)