( en | de | ru )

 

Disambiguation of "Reinman, Glenn"

Author of the publication

copydeleteadd this publication to your clipboard
An 8.4Gb/s 2.5pJ/b mobile memory I/O interface using simultaneous bidirectional Dual (Base+RF) band signaling.

, , , , , , , , , and . ISSCC, page 488-490. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andreas Glennemeier

Eduardo Glenn Calvo

Glenn Verhovnik

Glenn Reinhardt

Glenn Lurman

 

Other publications of authors with the same name

Reconfigurable Accelerator Compute Hierarchy: A Case Study using Content-Based Image Retrieval., , , and . IISWC, page 276-287. IEEE, (2020)A Comparative Survey of Load Speculation Architectures., and . J. Instruction-Level Parallelism, (2000)Fool me twice: Exploring and exploiting error tolerance in physics-based animation., , , and . ACM Trans. Graph., 29 (1): 5:1-5:11 (2009)HC-Sim: a fast and exact l1 cache simulator with scratchpad memory co-simulation support., , and . CODES+ISSS, page 295-304. ACM, (2011)An automated design flow for 3D microarchitecture evaluation., , , , , and . ASP-DAC, page 384-389. IEEE, (2006)Reducing the Energy of Speculative Instruction Schedulers., , and . ICCD, page 641-646. IEEE Computer Society, (2005)Understanding the energy efficiency of SMT and CMP with multiclustering., , , and . ISLPED, page 48-53. ACM, (2005)On-chip interconnection network for accelerator-rich architectures., , , , and . DAC, page 8:1-8:6. ACM, (2015)FPGA-based Near Data Processing Platform Selection Using Fast Performance Modeling (WiP Paper)., , and . LCTES, page 151-155. ACM, (2020)Understanding Performance Gains of Accelerator-Rich Architectures., , , and . ASAP, page 239-246. IEEE, (2019)