Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Design of Timing Speculation SRAM-Based L1 Caches With PVT Autotracking Under Near-Threshold Voltages., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (12): 2197-2209 (2021)An Active Mobile Charging and Data Collection Scheme for Clustered Sensor Networks., , , , , , and . IEEE Trans. Vehicular Technology, 68 (5): 5100-5113 (2019)Ultra8T: A Sub-Threshold 8T SRAM with Leakage Detection., , , , and . CoRR, (2023)Vina-GPU 2.0: Further Accelerating AutoDock Vina and Its Derivatives with Graphics Processing Units., , , , , , , and . J. Chem. Inf. Model., 63 (7): 1982-1998 (April 2023)An improved point cloud denoising method in adverse weather conditions based on PP-LiteSeg network., and . PeerJ Comput. Sci., (2024)Energy-oriented dynamic SPM allocation based on time-slotted Cache conflict graph., , , and . DATE, page 598-601. IEEE Computer Society, (2010)A Data-Sharing Aware and Scalable Cache Miss Rates Model for Multi-Core Processors with Multi-Level Cache Hierarchies., , , and . ICPADS, page 267-274. IEEE, (2019)A novel energy-oriented reconfigurable on-chip unified memory architecture based on Cache Behavior Phase Graph., , , , and . ASICON, page 1-5. IEEE, (2013)AMPS: Accelerating McPAT Power Evaluation Without Cycle-Accurate Simulations., , , and . IEEE Embed. Syst. Lett., 12 (1): 13-16 (2020)TYMER: A Yield-based Performance Model for Timing-speculation SRAM., , , , , and . DAC, page 1-6. IEEE, (2020)