( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An Eight-Core 1.44-GHz RISC-V Vector Processor in 16-nm FinFET.

, , , , , , , , , , , , и . IEEE J. Solid State Circuits, 57 (1): 140-152 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Milena Milovanovic

Mile Milovanovic

Alexander Milovanovic

Vladimir Dyakonov

Vladimir Bondarev

 

Другие публикации лиц с тем же именем

Machine Learning-based Image Processing in Support of Discus Hernia Diagnosis., , , , , и . BIBE, стр. 1-5. IEEE, (2021)A 40 nm LP CMOS self-biased continuous-time comparator with sub-100ps delay at 1.1V & 1.2mW., и . ESSCIRC, стр. 101-104. IEEE, (2013)Behavioural Biometrics Hardware Based on Bioinformatics Matching., , , , , и . CISIS, том 63 из Advances in Intelligent and Soft Computing, стр. 171-178. Springer, (2009)RF small signal avalanche for bipolar transistor circuit design: Characterization, modeling and repercussions., , и . Microelectron. Reliab., 51 (3): 560-565 (2011)A comparison of classifiers in biomedical signal processing as a decision support system in disc hernia diagnosis., , , и . Comput. Biol. Medicine, (2020)A Customizable DDR3 SDRAM Controller Tailored for FPGA-Based Data Buffering Inside Real-Time Range-Doppler Radar Signal Processing Back Ends., и . EUROCON, стр. 1-6. IEEE, (2019)On-chip I-V variability and random telegraph noise characterization in 28 nm CMOS., , , , и . ESSDERC, стр. 248-251. IEEE, (2016)Ethernet-Based In-System Testing and Utilization of IP Cores Implemented on FPGA Development Kits., и . MIXDES, стр. 171-175. IEEE, (2023)A low-voltage low-offset dual strong-arm latch comparator., , и . A-SSCC, стр. 281-284. IEEE, (2017)Semiconductor Gas Sensors: Materials, Technology, Design, and Application., , , и . Sensors, 20 (22): 6694 (2020)