From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A Generated 7GS/s 8b Time-Interleaved SAR ADC with 38.2dB SNDR at Nyquist in 16nm CMOS FinFET., , , , , , , , , и 1 other автор(ы). CICC, стр. 1-4. IEEE, (2019)Optimization Model for Collaborative Overhaul Workshop Scheduling Problem of Multiple EMUs., , , и . HPCC/DSS/SmartCity/DependSys, стр. 1310-1317. IEEE, (2021)An Eight-Core 1.44-GHz RISC-V Vector Processor in 16-nm FinFET., , , , , , , , , и 3 other автор(ы). IEEE J. Solid State Circuits, 57 (1): 140-152 (2022)BAG2: A process-portable framework for generator-based AMS circuit design., , , , , , и . CICC, стр. 1-8. IEEE, (2018)25Gb/s hybrid-integrated silicon photonic receiver with microring wavelength stabilization., , , , , , , , , и 1 other автор(ы). OFC, стр. 1-3. IEEE, (2015)8 An Output-Bandwidth-Optimized 200Gb/s PAM-4 100Gb/s NRZ Transmitter with 5-Tap FFE in 28nm CMOS., , , , , , , и . ISSCC, стр. 128-130. IEEE, (2021)A Ring-Oscillator Sub-Sampling PLL With Hybrid Loop Using Generator-Based Design Flow., , , , , , , , и . ISCAS, стр. 2881-2885. IEEE, (2022)A Real-Time, 1.89-GHz Bandwidth, 175-kHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET., , , , , , , , , и . IEEE J. Solid State Circuits, 54 (7): 1993-2008 (2019)A Generated Multirate Signal Analysis RISC-V SoC in 16nm FinFET., , , , , , , , , и 21 other автор(ы). A-SSCC, стр. 285-288. IEEE, (2018)Optimizing the High-Level Maintenance Planning Problem of the Electric Multiple Unit Train Using a Modified Particle Swarm Optimization Algorithm., , , , , и . Symmetry, 10 (8): 349 (2018)