( en | de | ru )

 

Disambiguation of "Lee, Chen-Yi"

Author of the publication

copydeleteadd this publication to your clipboard
A Symbol-Rate Timing Synchronization Method for Low Power Wireless OFDM Systems.

, , and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (9): 922-926 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yi-Chen Chen

Yi Chen

Yi Chen

Yi-chun Chen

Jia-yi Chen

 

Other publications of authors with the same name

A 125 µW, Fully Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications., , , , , , and . IEEE J. Solid State Circuits, 42 (1): 161-169 (2007)A 26.9 K 314.5 Mb/s Soft (32400, 32208) BCH Decoder Chip for DVB-S2 System., , , and . IEEE J. Solid State Circuits, 45 (11): 2330-2340 (2010)A new motion compensation design for H.264/AVC decoder., , , and . ISCAS (5), page 4558-4561. IEEE, (2005)An all-digital PLL with cascaded dynamic phase average loop for wide multiplication range applications., , and . ISCAS (5), page 4875-4878. IEEE, (2005)Area-efficient TFM-based stochastic decoder design for non-binary LDPC codes., , , , and . ISCAS, page 409-412. IEEE, (2014)Combining adaptive smoothing and decision-directed channel estimation schemes for OFDM WLAN systems., , , , and . ISCAS (2), page 149-152. IEEE, (2003)An area-efficient high-accuracy prediction-based CABAC decoder architecture for H.264/AVC., , and . ISCAS, page 1960-1963. IEEE, (2011)An improved soft BCH decoder with one extra error compensation., , and . ISCAS, page 3941-3944. IEEE, (2010)High-Throughput Data Compressor Designs Using Content Addressable Memory., and . ISCAS, page 147-150. IEEE, (1994)A 1.86mJ/Gb/query bit-plane payload machine learning processor in 90nm CMOS., , , , , and . VLSI-DAT, page 1-4. IEEE, (2018)