( en | de | ru )

 

Disambiguation of "Tan, Zhichao"

Author of the publication

copydeleteadd this publication to your clipboard
A High-Efficiency Wide Output Range Reconfigurable Capacitive-Sigma DC-DC Converter.

, , , , , , , and . IEEE J. Solid State Circuits, 59 (5): 1532-1542 (May 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhichao Qu

Zhichao Li

Vivien Tan

Ming Tan

Tangsheng Tan

 

Other publications of authors with the same name

A 1V 14b self-timed zero-crossing-based incremental ΔΣ ADC., , and . ISSCC, page 274-275. IEEE, (2013)Advances in Capacitive, Eddy Current, and Magnetic Displacement Sensors and Corresponding Interfaces., , and . IEEE Trans. Ind. Electron., 64 (12): 9595-9607 (2017)A 1.2-V 8.3-nJ CMOS Humidity Sensor for RFID Applications., , , , , and . IEEE J. Solid State Circuits, 48 (10): 2469-2477 (2013)A 1.2-V 2.87-μ W 94.0-dB SNDR Discrete-Time 2-0 MASH Delta-Sigma ADC., , , , , , and . IEEE J. Solid State Circuits, 58 (6): 1636-1645 (2023)Fully Dynamic Zoom-ADC Based on Improved Swing-Enhanced FIAs Using CLS Technique With 1250× Bandwidth/Power Scalability., , and . IEEE Trans. Circuits Syst. II Express Briefs, 70 (6): 1901-1905 (June 2023)Correction: Yan, Y.; et al. Building Extraction Based on an Optimized Stacked Sparse Autoencoder of Structure and Training Samples Using LIDAR DSM and Optical Images. Sensors 2017, 17, 1957., , , and . Sensors, 19 (1): 131 (2019)A 6 $\mu$ W 95 dB SNDR Inverter Based $\Sigma\Delta$ Modulator With Subtractive Dithering and SAR Quantizer., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (4): 552-556 (2019)An 18.2μW 101.1dB DR Fully-Dynamic ΔΣ ADC with Partially-Feedback Noise-Shaping Quantizer and CLS-Embedded Two-Stage FIAs., , , and . ESSCIRC, page 393-396. IEEE, (2023)A 1.2V 62.2dB SNDR SAR-Assisted Event-Driven Clockless Level-Crossing ADC for Time-Sparse Signal Acquisition., , , , , and . ESSCIRC, page 289-292. IEEE, (2023)A 1V 56.07dB SNDR 10MHz Bandwidth Digital Slope ADC Based on Preset Bidirectional-Shifting Technique., , , and . ISCAS, page 1-4. IEEE, (2023)