( en | de | ru )

 

Disambiguation of "Roberts, David"

Author of the publication

copydeleteadd this publication to your clipboard
System design for a low cost PA-RISC desktop workstation.

, , , , , , and . Compcon, page 208-213. IEEE Computer Society, (1991)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Claudia Roberts

Yvonne Roberts

Adam Roberts

Rolf Roberts

Richard Roberts

 

Other publications of authors with the same name

An ECL RISC microprocessor designed for two level cache., , and . Compcon, page 228-231. IEEE Computer Society, (1990)M-N scatter plots technique for evaluating varying-size clusters and setting the parameters of Bi-CoPaM and Uncles methods., , , and . ICASSP, page 6726-6730. IEEE, (2014)Splitting-while-merging framework for clustering high-dimension data with component-wise expectation conditional maximisation., , , and . ICASSP, page 2932-2936. IEEE, (2014)Individuum und Kollektiv: Jünger und Brecht zu Ausgang der Weimarer Republik. Orbis Litterarum, (1986)HpMC: An Energy-aware Management System of Multi-level Memory Architectures., , , , , , and . MEMSYS, page 167-178. ACM, (2015)Integrating NAND flash devices onto servers., , and . Commun. ACM, 52 (4): 98-103 (2009)MobSens: Making Smart Phones Smarter., , , and . IEEE Pervasive Computing, 8 (4): 50-57 (2009)On-chip cache device scaling limits and effective fault repair techniques in future nanoscale technology., , and . Microprocess. Microsystems, 32 (5-6): 244-253 (2008)System design for a low cost PA-RISC desktop workstation., , , , , , and . Compcon, page 208-213. IEEE Computer Society, (1991)On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology., , and . DSD, page 570-578. IEEE Computer Society, (2007)