( en | de | ru )

 

Disambiguation of "Miguel, Joshua San"

Author of the publication

copydeleteadd this publication to your clipboard
CRANIA: Unlocking Data and Value Reuse in Iterative Neural Network Architectures.

, , , and . ASP-DAC, page 295-300. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hugo González San Miguel

San San Lin

San San Hmwe

Alexander Pesch y García-San Miguel

Theodor Pesch y García-San Miguel

 

Other publications of authors with the same name

Doppelganger: A Cache for Approximate Computing, , , and . In Proceedings of the International Symposium on Microarchitecture, (2015)Streaming Accuracy: Characterizing Early Termination in Stochastic Computing., , and . ASP-DAC, page 320-325. IEEE, (2022)UNO: Virtualizing and Unifying Nonlinear Operations for Emerging Neural Networks., , , , and . ISLPED, page 1-6. IEEE, (2021)uBrain: a unary brain computer interface., , , , and . ISCA, page 468-481. ACM, (2022)NvMR: non-volatile memory renaming for intermittent computing., , and . ISCA, page 1-13. ACM, (2022)SECO: A Scalable Accuracy Approximate Exponential Function Via Cross-Layer Optimization., , , , , , and . ISLPED, page 1-6. IEEE, (2019)The Anytime Automaton., and . ISCA, page 545-557. IEEE Computer Society, (2016)TaroRTL: Accelerating RTL Simulation Using Coroutine-Based Heterogeneous Task Graph Scheduling., , , and . Euro-Par (3), volume 14803 of Lecture Notes in Computer Science, page 151-166. Springer, (2024)CRANIA: Unlocking Data and Value Reuse in Iterative Neural Network Architectures., , , and . ASP-DAC, page 295-300. IEEE, (2020)uSystolic: Byte-Crawling Unary Systolic Array., and . HPCA, page 12-24. IEEE, (2022)