Author of the publication

ASIC power-estimation accuracy evaluation: A case study using video-coding architectures.

, , , , , , and . LASCAS, page 1-4. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Memory Energy Consumption Analysis of Motion Estimation Algorithms using Data Reuse in Video Coding Systems., , , , , and . SBCCI, page 31:1-31:6. ACM, (2014)Low-power and high-throughput hardware design for the 3D-HEVC depth intra skip., , , , , , , and . ISCAS, page 1-4. IEEE, (2017)Characterizing energy consumption in software HEVC encoders: HM vs x265., , , , and . LASCAS, page 1-4. IEEE, (2017)High Throughput and Low Cost Architecture for the Forward Quantization of the H.264/AVC Video Compression Standard., , , and . CLEI Electron. J., (2010)High-Throughput and Low-Power Integrated Direct/Inverse HEVC Quantization Hardware Design., , , , and . ISCAS, page 1-5. IEEE, (2018)Design and FPGA Prototyping of a H.264/AVC Main Profile., , , , , , , , and . J. Braz. Comput. Soc., 13 (1): 25-36 (2007)Low-energy motion estimation memory system with dynamic management., , , , , , and . J. Real Time Image Process., 18 (6): 2495-2510 (2021)Energy-aware scheme for the 3D-HEVC depth maps prediction., , , , and . J. Real Time Image Process., 13 (1): 55-69 (2017)Performance Analysis of Depth Intra-Coding in 3D-HEVC., , , and . IEEE Trans. Circuits Syst. Video Technol., 29 (8): 2509-2520 (2019)A High-Throughput Hardware Architecture for AV1 Non-Directional Intra Modes., , , , , and . IEEE Trans. Circuits Syst. I Fundam. Theory Appl., 67-I (5): 1481-1494 (2020)