Author of the publication

Analog Defect Injection and Fault Simulation Techniques: A Systematic Literature Review.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 43 (1): 16-29 (January 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

System/network design-space exploration based on TLM for networked embedded systems., , and . ACM Trans. Embed. Comput. Syst., 9 (4): 37:1-37:32 (2010)Enabling Kubernetes Orchestration of Mixed-Criticality Software for Autonomous Mobile Robots., , , and . IEEE Trans. Robotics, (2024)Sequential logic minimization based on functional testability., , and . ED&TC, page 207-211. IEEE Computer Society, (1995)Towards Deep Learning-based Occupancy Detection Via WiFi Sensing in Unconstrained Environments., , , , , , , , and . DATE, page 1-6. IEEE, (2023)Test Generation for Stuck-at and Gate-Delay Faults in Sequential Circuits: A Mixed Functional/Structural Method., , and . DFT, page 254-262. IEEE Computer Society, (1994)Split-Et-Impera: A Framework for the Design of Distributed Deep Learning Applications., , , , , and . DDECS, page 39-44. IEEE, (2023)HermesBDD: A Multi-Core and Multi-Platform Binary Decision Diagram Package., , , , and . DDECS, page 87-90. IEEE, (2023)Late Breaking Results: Enabling Containerized Computing and Orchestration of ROS-based Robotic SW Applications on Cloud-Server-Edge Architectures., , , , , and . DAC, page 1-2. IEEE, (2020)Reusing RTL Assertion Checkers for Verification of SystemC TLM Models., , , , , , , , and . J. Electron. Test., 31 (2): 167-180 (2015)Sequential Circuit Test Generation Using a Symbolic/Genetic Hybrid Approach., , , and . J. Electron. Test., 17 (3-4): 321-330 (2001)