Author of the publication

Energy-Efficient Simultaneous Thread Fetch from Different Cache Levels in a Soft Real-Time SMT Processor.

, , , , and . SAMOS, volume 5114 of Lecture Notes in Computer Science, page 12-22. Springer, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation., , , , , , , and . IEEE Micro, 24 (6): 10-20 (2004)Centip3De: A 3930DMIPS/W configurable near-threshold 3D stacked system with 64 ARM Cortex-M3 cores., , , , , , , , , and 5 other author(s). ISSCC, page 190-192. IEEE, (2012)Cellular image processing techniques for VLSI circuit layout validation and routing., , , and . DAC, page 537-543. ACM/IEEE, (1982)Reducing pipeline energy demands with local DVS and dynamic retiming., , , , , and . ISLPED, page 319-324. ACM, (2004)Microarchitectural power modeling techniques for deep sub-micron microprocessors., , , , and . ISLPED, page 212-217. ACM, (2004)The microarchitecture of a low power register file., and . ISLPED, page 384-389. ACM, (2003)A Programmable Galois Field Processor for the Internet of Things., , , , , , and . ISCA, page 55-68. ACM, (2017)Power: A First Class Design Constraint for Future Architecture and Automation.. HiPC, volume 1970 of Lecture Notes in Computer Science, page 215-224. Springer, (2000)A comparison of two pipeline organizations., and . MICRO, page 153-161. ACM / IEEE Computer Society, (1994)The limits of instruction level parallelism in SPEC95 applications., , , and . SIGARCH Comput. Archit. News, 27 (1): 31-34 (1999)