( en | de | ru )

 

Disambiguation of "Palmers, Pieter"

Author of the publication

copydeleteadd this publication to your clipboard
A 11 mW 68dB SFDR 100 MHz bandwidth ΔΣ-DAC based on a 5-bit 1GS/s core in 130nm.

, and . ESSCIRC, page 214-217. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pieter Wolter

Pieter Zwieten

Pieter Ploumen

Pieter Dingeldey

Pieter Steenhuis

 

Other publications of authors with the same name

A linear 28nm CMOS digital transmitter with 2×12bit up to LO baseband sampling and -58dBc C-IM3., , , , , and . ESSCIRC, page 379-382. IEEE, (2014)Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies., , , and . DAC, page 944-947. IEEE, (2007)A 11 mW 68dB SFDR 100 MHz bandwidth ΔΣ-DAC based on a 5-bit 1GS/s core in 130nm., and . ESSCIRC, page 214-217. IEEE, (2008)A low-power mixing DAC IR-UWB-receiver., , , , , , , and . ISCAS, page 2697-2700. IEEE, (2008)Single-side-band digital-to-analog converters for Nyquist signal generation., , and . ESSCIRC, page 93-96. IEEE, (2003)Variation-Aware Structural Synthesis of Analog Circuits via Hierarchical Building Blocks and Structural Homotopy., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (9): 1281-1294 (2009)Genetic Programming with Reuse of Known Designs, , , and . Genetic Programming Theory and Practice V, chapter 10, Springer, Ann Arbor, (17-19May 2007)Automated extraction of expert knowledge in analog topology selection and sizing., , , and . ICCAD, page 392-395. IEEE Computer Society, (2008)Trustworthy Genetic Programming-Based Synthesis of Analog Circuit Topologies Using Hierarchical Domain-Specific Building Blocks., , , and . IEEE Trans. Evol. Comput., 15 (4): 557-570 (2011)Parallel-path digital-to-analog converters for Nyquist signal generation., , and . IEEE J. Solid State Circuits, 39 (7): 1073-1082 (2004)